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In this article, a new pipefine binary updown counter with many bits is developed
which can be used in a variety of applications. One such application includes the design of
a digital correlatorfor very long baseline interferometry (VLBI) [1].
The advantage of the presently conceived approach over the previous techniques is
that the number of logic operations involved in the design of the new binary updown
counter can be reduced substantially. The architecture design using these methods is reg-
ular, simple, expandable and, therefore, naturally suitable for VLS1 implementation.
I. Introduction
Large binary updown counters are widely used in digital cir-
cuits. Examples include the controller design of a servomotor
or the correlator part of very long baseline interferometry
(VLBI) [1]. In [7], a VLSI design of an up counter is used as
a model for an updown counter. In that design, only two one-
bit registers and a half adder are needed in each stage and its
expansion to implement a counter with more bits is very easy
and straight forward. However, a fixed bias value is added to
the sum. Therefore, the sum "zero" is represented as the mid-
dle value of the range of the numbers and the smallest negative
number is represented by "zero". Also, it takes n clock times
to perform one counting operation in the worst case.
In this article, a new design of a large pipeline binary up-
down counter is presented. The design of this new updown
counter is simple, regular and expandable. Also, only one
clock time is needed to perform one counting operation. Using
this new architecture it is verified that a 64-bit binary updown
counter can be put readily on a single VLSI chip with current
NMOS technology. An example describing the pipeline archi-
tecture as well as the simplicity of each basic cell of this new
counter is illustrated completely for a 3-bit case.
II. A New Algorithm for a Binary Updown
Counter
In this section, a new algorithm is developed for the imple-
mentation of a binary updown counter. This algorithm is
illustrated by an example for a 3-bit case. However, the same
structure clearly can be extended to the more general cases.
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Let the input to this counter have three values, namely,
-1, 0, and 1. The input is fed into the counter sequentially.
Also let An(t ) denote the value of the nth bit of a clocked
counter at time t. Then it can be verified easily by the tech-
niques in [2] that
An(t ) = An(t- 1)* ((U'Pn) U (D" Qn)) (1)
where there is no loss of generality to assume time t is integer-
valued and where An(t-1 ) is the value of the nth bit of an
updown counter at time t-1. Also in Eq. (1) the symbol "_"
denotes "exclusive OR" operation. The symbol "'" denotes
"AND" operation and the symbol "L)" is the "inclusive OR"
operation. If U = 0 and D = 1, then the input is "-1". If both
UandD equal zero, then the input is "0". In Eq. (1), Pn repre-
sents product of Ak'S, for 1 _< k _< n-l, while Qn is the pro-
duct of A--k's, for 1 _<k < n-l, where A-k is the complemented
value of A k. Both Pn and Qn are expressed as the following
two equations:
Pn = An-I An-z "'" AI (2-a)
Qn = AL-1 A---n-2 "'" A1 (2-b)
and
Equation (2) can be rewritten in a recursive form as
Pn = Pn-I " An-1 (3-a)
I
Qn = Qn-1 " An-a (3-b)
with the initial values P1 = 1 and Q1 = I. Intuitively, Eq. (1)
can be described as follows:
If the input to the counter is a "0", then the contents of the
counter should remain unchanged. It is easily verified from
Eq. (1) that An(t ) = An(t-1 ) with U = D = 0.
If the input is "0", both U and D equal "0" according to
the previous assignments. This will null the second term in
Eq. (1) and by the property of "exclusive OR", one yields
An(t) =An(t-l).
On the other hand, if the input is "1", then U = 1, D---0.
The second term of Eq. (1) (U. Pn u D, Qn), is then changed
to (1 • Pn) U (0 • Qn) = Pn" This equals 1 ifPn = 1 which
implies A 1 = A 2 ..... An_ 1 . In counting up, the value of
nth bit changes from zero to one if(l) input to the counter is
a "1" and (2) the value of bit 1 to bit n-1 are all ones. This
fact is truthfully reflected by Eq. (1). A similar argument
applies to the case when the input to the counter is a "-1",
i.e., the counter is counting down.
III. Example of the New Updown Counter
We illustrate the new algorithm with the design of a 3-bit
binary updown counter.
The truth table of a 3-bit binary updown counter is shown
in Table 1. Where Ai(t), for i = 1, 2, 3, denotes value of ith bit
of the counter at time t. To verify this truth table, consider,
for illustation the 4th row in Table 1.
In this row,
D = 0, U = 1, Aa(t) = 0, Az(t ) = 1, Al(t) = 1.
This corresponds to the case for which the contents of counter
is digit 3 in binary and the input is "1". Obviously, the next
value should equal four. Namely, Aa(t+l ) = 1, A2(t+l ) = 0
andA l(t+l) = 0.
Substituting these values of A i, for i = 1,2, 3, as well as the
values U = 1, D = 0 into Eq. (1), yields the following results:
and
Also,
A3(t+l ) = A3(t ) • (U" P3 k) D" Q3)
= 0_(1 ' 1 kA0"0)
=0_1
= 1
In the above substitutions one uses the fact that
P3 = A1 ' A2 = 1
A2(t+l ) = A2(t )*((U'P2)U(D'Q2) )
= 1"((1" 1)L)(0"0))
= 1"1
=0
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and
Al(t+l ) = Aj(t) _((U. Pl) u (D. Q1))
= 1 • ((1 • 1) u (o. o))
=l_l
=0
The rest-states of Table 1 can be verified in a similar manner.
IV. A VLSI Architecture for Implementing
an n-bit Binary Updown Counter
In this section, a VLSI architecture is developed for an n-bit
binary updown counter. This VLSI counter is composed of n
basic cells as well as a data mapping programmable logic array
(PLA) [3]. The ith basic cell carries out the operations for cal-
culating Pi, Qi, and A i.
Figure 1 shows a pipeline architecture for an n-bit binary
updown counter. It is composed of n basic cells and a data
conversion PLA. Input to the data conversion PLA is either 1,
0 or -1. These three values are represented as 01, 00 and 10
respectively in binary representation. It is true that if the input
numbers are represented in accordance with this format, then
this PLA is not needed. However, it is required in general to
match to the outside system. Output of this PLA are values
of U and D. As described in the previous section, if input value
is a "1" then U = 1 and D = 0. If input is a "-1", then U= 0
and D = 1. Both U and D are zero if input is a "0". In Fig. 2, a
block diagram as well as a table illustrate the relationship
between the input and output of this PLA.
Inputs to the ith basic cell are U, D, Pi and Qi while the
outputs are U, D, Pi+l, Qi+l and Ai+ 1. Outputs Pi+l and
Qi+l are obtained by the calculation of Eqs. (2a) and (2b).
Ai+ 1 is the intermediate value of a switch bit of this counter.
For an n-bit binary updown counter, n identical basic cells
are required in the design.
Figure 3 shows the logic diagram of a basic cell in Fig. 1.
This basic cell consists of three one-bit shift registers where
registers labeled as RQ i and RP i are used to store values of Qi
and Pi respectively. Register RA i stores value of A i. The out-
put ofRA i is sent to an XOR circuit for calculating the value
of Ai(t+l ). In the mean time, A i together with its comple-
mentary value A t is sent to two AND gates for the calculation
of Pi+ 1 and Qi+ 1" Figure 4 shows the logic diagram of a one-
bit shift register. The two-phase clocking scheme is adopted in
this design for the ease of timing control.
As was described previously, the initial values ofP n and Qn
are PI = Q1 = 1. Therefore the inputs to registers of the first
basic cell RP 1 and RQ 1 are tied to VDD which is always at
logic value "one".
Figure 5 shows the pin assignment of an n-bit binary up-
down counter. Where VDD and GND are power pins, 41 and
42 are two inputs for the non-overlapping clocks. Ai, for
1 _< i < n are the output pins representing the results of
counting. The final value is obtained n time units after the last
input fed into the counter. Figure 6 shows the layout of a
64-bit binary updown counter. This was carried out by using
the CAD system described in [8]. The total chip area is
approximately 6000 × 5700 /_m2. The area occupied by the
counter circuit is only 2800 × 2600 ktm 2. The difference is
due to the large number of input and output pads needed to
interface with the outside world.
V. Conclusion
An efficient architecture has been developed for the VLSI
implementation of a binary updown counter. The architecture
is easily extensible in the number of bits counted. A 64-bit
binary updown counter is designed according to this new algo-
rithm. It is demonstrated in this article that a 64-bit binary
updown counter can be realized easily on a single VLSI chip
with current NMOS technology.
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Table 1. The change of state of a 3-bit binary updown counter
and U and D values
D U A3(t) A2(t) Al(t ) A3(t+l ) A2(t+l ) Al(t+l )
0 1 0 0 0 0 0 1
0 1 0 0 1 0 1 0
0 1 0 1 0 0 1 1
0 1 0 1 1 1 0 0
0 1 1 0 0 1 0 1
0 1 1 0 1 1 1 0
0 1 1 1 1 0 0 0
0 1 1 1 0 1 1 1
1 0 0 0 0 1 1 1
1 0 0 0 1 0 0 0
1 0 0 1 0 0 0 1
1 0 0 1 1 0 1 0
1 0 1 0 0 0 1 1
1 0 1 0 1 1 0 0
1 0 1 1 0 1 0 1
1 0 1 1 1 .1 1 0
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Fig. 1. Pipeline architecture for an n-bit binary updown counter
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of a data conversion PLA
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Fig. 3. Logic diagram of a basic coil of an n-bit updown counter
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Fig. 5. Pin assignment diagram of an n-bit
binary updown counter
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Fig, 6. VLSI layout of a 64-bit updown counter
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